

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

DATE MAILED: 01/28/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/032,646	12/27/2001	Mark Randolph	G0727/2243P	5662
75	590 01/28/20			
Joseph A. Sawyer Jr. SAWYER LAW GROUP LLP P.O. Box 51418			EXAMINER	
			LOKE, STEVEN HO YIN	
Palo Alto, CA	94303		ART UNIT	PAPER NUMBER
			2811	

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		10/032,646	RANDOLPH, MARK				
		Examiner	Art Unit				
		Steven Loke	2811				
3	The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR.1.704(b). Status							
1)⊠	Responsive to communication(s) filed on 30 E	<u>December 2002</u> .					
2a)□	This action is FINAL . 2b)⊠ Thi	s action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims							
4)⊠ Claim(s) <u>1-10</u> is/are pending in the application.							
	4a) Of the above claim(s) <u>4-10</u> is/are withdrawn from consideration.						
5)	5) Claim(s) is/are allowed.						
6)⊠	6)⊠ Claim(s) <u>1-3</u> is/are rejected.						
7)	7) Claim(s) is/are objected to.						
	8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	Application Papers						
9) The specification is objected to by the Examiner.							
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
'	The oath or declaration is objected to by the Exa	aminer.					
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) ☐ All b) ☐ Some * c) ☐ None of:							
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
* 9	3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
14) 🗌 A	cknowledgment is made of a claim for domestic	c priority under 35 U.S.C. § 119(e) (to a provisional application).				
a) ☐ The translation of the foreign language provisional application has been received. 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.							
Attachment	t(s)						
2) Notic Notic Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)				
U.S. Patent and To PTO-326 (Re		tion Summary	Part of Paper No. 4				

Application No.

Applicant(s)

Art Unit: 2811

1. Claims 4-10 are withdrawn from further consideration pursuant to 37 CFR
1.142(b), as being drawn to a nonelected invention, there being no allowable generic or
linking claim. Applicant timely traversed the restriction (election) requirement in Paper
No. 3.

2. Claims 1-3 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1, lines 3, 4, the phrase "type-2 polysilicon" is unclear as to what is a type-2 polysilicon. Is it being referred to the second level polysilicon layer?

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-3 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Komori et al.

In regards to claim 1, Komori et al. show all the elements of the claimed invention in figs. 2 and 3A-3C. It is a semiconductor device, comprising: a row of transistors [Q] each having a stack gate structure [18, 22] and a drain [24]; a layer of polysilicon [22] interconnecting the transistors in the row; and a source region [24] adjacent to the layer of the polysilicon [22] having a contact [38] and a N-type junction [37] extending across the source region that provides a planar electrical path between the drains [24] of the

Art Unit: 2811

transistors and the contact [38]. It is inherent that the planar electrical path reduces the resistance of the source region.

In regards to claim 2, Komori et al. further disclose the transistors are located in core regions and isolation regions between the pairs of adjacent transistors comprise respective P-type regions [28].

In regards to claim 3, Komori et al. further disclose the transistors are located over active areas in the substrate, and the active areas include N-type regions [24, 37].

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven Loke whose telephone number is (703) 308-4920. The examiner can normally be reached on 7:50 am to 5:20 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

sl January 26, 2003 Steven Loke